



```
operation Ld St Imm group
{ // The Load-Store Halfword Immediate Group
composition
     // select one of the four the instructions.
     inst = (LDRH || LDRSB || LDRSH || STRH)
     // and include their operand fields.
     && cond && P && U && W && Rn && Rd
     && immed // immed is a joining of immedH and immedL.
coding
     { // concatenate the opcode and operand fields
     self = cond:4 ## 0:3 ## P:1 ## U:1
     ## 1:1 ## W:1
     ## inst[2:2]:1 // the bit after the "W" operand.
     ## Rn ## Rd
     ## immed[4:7]:4 // immedH field.
     ## 1:1 .
     ## inst[1:0]:2 // the 2 bits between immedH & L.
     ## 1:1
     ## immed[0:3]:4 // immedL field.
```

```
operation Ld St half group
 composition
   // select one of the four the instructions.
    grp = (Ld St Imm group || Ld St Reg group)
    // and include their operand fields.
    && cond && P && U && W && Rn && Rd
  }
  coding
  { // concatenate the opcode and operand fields
    self = cond:4 ## 0:3 ## P:1 ## U:1
         ## grp[11:11]:1 // 1st "*", the immed/reg indicator bit.
            ## W:1
            ## grp[10:10]:1 // 2nd "*", the first inst opcode bit.
            ## Rn ## Rd
            ## grp[9:6]:4 // 3rd "*", the immedH field, or 0's.
            ## 1:1
            ## grp[5:4]:2 // 4th "*", the other inst opcode bits.
            ## 1:1
            ## grp[3:0]:4 // 5th "*", the immedL or Rm field.
  }
                                   }
```

```
operation Ld St Imm group
      composition
        // select one of the four the instructions.
        inst = (LDRH || LDRSB || LDRSH || STRH)
        // and include their operand fields.
        && immed // immed is a joining of immedH and immedL.
      }
      coding
      self = 1:1 // imm indicator, opcode bit before "W" field.
               ## inst[2:2]:1 // the bit after the "W" operand.
               ## immed[4:7]:4 // immedH field.
               ## inst[1:0]:2 // the 2 bits between immedH & L.
               ## immed[0:3]:4 // immedL field.
n., n n., n
ļ,ħ
. 4
```

```
And the first time that the table that the table to table
```

										Arm Instruc	Hon Ret			1					
31 30 29 28	97	2	s ,	×.	24	2	3/2	٠,	21 2	0 19 18 17 1		2 11 10 9 B	7	6	ET.	12010	Instruction	Description	One-d Order
cond	Ö		_	Ť	÷	f	+	+	•		Rd	rotate_mme	ť			mmediate	Data proc in	Description Data_proc_imn	Opnd Order
cond	0		Ť	1	7	П	Ť	7	173	0000		rotate_imme	t			mmediate	MOVI	I Data Died Die	5
COUG	0	0	I	1		Г		Π	1 3	0000	Rd	rotate_imme	Г			mmediate	MVNI	† · · ·	cp_num
cond	0	_					$\mathbf{L}^{\mathbf{q}}$				Ad	rotate_imme		8 8	it į	mmediate	ADDI	1	CRd
cond	Ō	_	-			\Box			1 3		Rd	rotate imme				mmediate	ADCI		opcode 1 CDF
cond	10	_	I			O			0		PA	rotate_imme	_			mmedate	SUBI		opcode_1
cond	0	_			0				0 8		Rd	rotate_imme				mmediate	SBC		Rd
cond	Ô	_						_	Ц		Rd	rotata_imme				mmediate	RSBI		CRn
cond	Ŏ	_	I			Ę			113		Rd	rotate_imme				mmediate	HSC		CRm
cond	0	_					Ľ		<u> </u>		Rd	rotate_imme	Ь.			mmediate	ANDI	ļ	opcode_2
cond	ŏ						1		1 3		Rd	rotate_imme	L			mmediate	EORI	ļ	Rn
cond	ŏ	_	Ļ		1	H	1		0 8		Ad	rotate_imme	L			mmediate	ORRI		12_bit_offset
cond	ŏ			Н	ij	ó	_	_	0 3		Ad	rotate_imme	┡			mmediate	BICI CMPI		8-bit_offset
cond	ŏ	_		_	╗	ŏ		1	ĭ			rotate imme	-			mmediate	CMNI	ļ	8_bit_immediat
cond	ŏ	_		_	Ť		tö	Η.				rotate_imme	┝			mmediate	TSTI		rotate_immed RdLo
cond	ō		t		ᅱ	ठ			Ħ		o o o o		-			mmediate	TEQI		RdHi
cond	ō	_	-	-	٠	ř	†	+	1 3		Ha	shift imme	7	shit				Data Processin	
cond	ŏ	_	-	-	7	1	Īσ	1		0000		shift_imme		Bhil			MOVS	Dala F (VVESSII)	shift
cond	ò				Ť	Ť			1 3			snit_imme		Shi			MVNS	1	shift_immed
cond	Ö			7		1		ı			Rd	shift_imme		shif			ADDS	 	As
∞nd	0	0		1		1	-		ī		Rd	shift_imme		shill			ADCS	† 	register list
cond	Р	0	$\mathbf{I}^{\mathbf{q}}$	٦Ţ	Ó	0	1		0 8		Rd	shift_imme		STIFE	i	Rm Rm	SUBS		register Ist 15
cond	0				0	1) \$		Rd	shift_imme		shif	i	Rm	SBCS	<u> </u>	24 bit immedia
cond	9		Г				$\mathbf{L}_{\mathbf{I}}$		1 8		Rd	shift_imme		shif	0		ASBS		· · ·
cond	함								1 8		Rd	shift_imme		shif	Ţ	Am	RSCS	<u> </u>	
cond	9	_							3 8		Rd	shift_imme		shif			ANDS	L	
cond	Ó	ò	-								Rd	shift imme		shif	0	Rm	EORS		
cond	9	0				Ţ			9		Rd	shift_imme		Bhil			ORRS		
cond	9	_				1		Ľ			Rd	shift_imme		shirl			BICS		
cond	ö		Ľ	_	-	9		-) S		0000	shift_imme		5hil			CMPS		
oond		9		_	1	Ö			S		0000			shift			CMNS		
	ó	0		_			Ö				0000			enli			TSTS		
cond		O K			-	0	0	Ľ	S		0000			shift			TEOS		
cond	9	9			H	÷	Ļ	1	Š	Rn	Rd			shift			Data_proc_reg	Data proc_regis	ster_shift
cond	ŏ	8			1		Ō			0 0 0 0				shift			MOVA		
	Ö				0	÷	Ļ	Ļ	5	0 0 0 0 Rn	Rd Rd			shiii			MVNR		
									Š		Rd			hina			ADDR ADCR		
cond							Ĭ		Š		Rd			shift		Rm Rm	SUBR		
cond							ti		Š		Rd			shift			SECA		
	ŏ	6	١ō	+	ŏ	ठं	ti	ti			Rd			shift			HSBH		
cond	0					1			_		- Hd			shift			ASCR		
cond	0	0	0	1	Ó	Ò	0	17	Š	Rn	Rd			shill			ANDR		
cond	0	Ю	0		0 I	`0	0	П	S	Rn	Ad			shift			EORR		
cond	0	6	0	1	1	1	0	٦			Rd	H\$	o	shift	'n	Rm	ORRR		
	0				1	1	1	Г	8	Rn	Rd	Rs	o	shift	T	Rm	BICR		
cond		0								A n	0 0 0 0			shift			CMPR		-
	0	Ы	Q	\mathbf{I}	1]	0	1				0000			shift			CMNR		
		0							3		0 0 0 0	Rs	0	shift	11	Am	TSTR		
	0								S	Rn	0 0 0 0	Rs	ग	shift	1	Rm	TEOR		
							Ö		13		Rin			0 0			Multiply	Multiply	
	쒸	Ψ.	냳	1	빆	٧	Ŏ	ħ	S	Rd	0000			0 0			Mul	Multiply	
∞nd	8	×	ᅛ	1	#	쒸	۴	Ľ	15	Rd	Rn	Rs	1	0 0	Ц	Rm		Multiply Accumu	ate
									S		AdLo	Rs	Ų	<u>ol o</u>	Ľ	Rm	Mபிப்ply Long	Multiply Long	
cond	0	쓌	片	+	#	┦	1		S	AdHi	AdLo	Rs	Ц	0 0	1	Rm	SMLAL	Signed Multiply A	
cond	쉬	쑀	K	+	#	₽	- k	با	S	RaHi	AdLo	Rs	4	ÖΟ	Ц	Rm	SMULL	Signed Multiply (
cond	퓖	쒸	片	1	#	퓌	₩.	Ļ	S	RdHi	RdLo			0 0				Unsigned Multipl	
cond	히	퓑	米	۲	#	쉬	片	۲×	Š	RdHi	RdLo	Rs	Ц	0 0	Ц	Rm	DWDCC	Unsigned Multip	
	Ť	퓕	ř	+	+	씱	듄	۲	1 %	1 1 1 1 1 lield_mask	Rd	0 0 0 0	٧Į	<u> </u>	Q	0 0 0 0		Move from Status	
cond	ठी	췽	Ŕ	t	+	퓕	Ĥ	H			1 1 1 1		N.	<u>0 00</u>	ᄪ	imeosate		Move immediate	
		ŏ				v			-	HEIG_INSK	1 1 1 1 24 bit_signed	Offices	u	UIU	Ų		MSR	Move register to	
cond	तं	히	Ò	۲	H	וס	0	1	6		1 1 1 1 1	Oliser 1 1 1 1	ΛT	OI A	ā	<u> </u>	B(L)	Brach instruction	На
cond	ਗੋ	┧	ŏ	۲	+	쉬	۲	H	۱ ۲	Rn	Rd							Brach and exch	
						υl	6	W	1	Rn	Rd			it_of				Load/Store imm	
cond	ग	7	O	П	7	U	1	W	11	Rn	Rd			t of			LDRI LDRBI		An
	σŧ	1	0	T	7	ŭ	Ť	Τ̈́	H	Rn	Rd			it_of			LDABTI		
cond	0	1	0	Т	7	U	Ó	٦	Ť	Rn	Řď			t_of			LDATI		
	0]	1	0	П	7	9	Ь	W	0	Rn	Rd			t_of			STRI		
			-	•		-	_		_								· · · · · ·		
		1	0	L	4	U		LW	0	"An	FIG	12	b	it of	5 8 1		STRBI		

